The results of electro -thermal analysis, which is widely known as hydrodynamic model, are strongly dependent on the mesh size of model. However, the theory and method of accurate mesh size have not investigated. In this paper, we presented the calculation errors caused by the mesh size by using several mesh size models. The calculation results show that the mesh size for lateral direction, i.e. direction from the source electrode to the drain electrode in MOSFET, does not strongly affect the calculated characteristics of MOSFET. On the other hand, the calculation results strongly depend on the mesh size for vertical direction, i.e. direction from the gate oxide to the bottom surface in MOSFET. Here, we proposed the mesh zoning method for electro -thermal analysis, which was derived from the theory of the semiconductor physics. The calculation results with our mesh zoning method showed good accuracy compared to the results of the fine mesh. Since the mesh zoning means the reduction of mesh number, as a result, our mesh zoning method could reduce the calculation time by at least 30 times.
Introduction
The process size of semiconductor devices has reached the range of sub-100 nm length scale. The report of ITRS '05 (1) has originally predicted that 65 nm process would be realized in 2007. LSI (Large Scale Integration) is the most important part in the electrical devices, and mainly consists of Si MOSFETs (Metal-Oxide-Semiconductor Field Effect Transistors). The development of manufacturing process of semiconductor devices leads to the miniaturizing of Si MOSFETs, resulting to the increase of the MOSFETs density in LSI. Due to the increase of the heat dissipating devices in the LSIs, thermal problem will be a major task for packaging community. Due to the decrease of the device feature size, new type of thermal problem, submicron scale local hot spot, may become important. The local hot spot is a high temperature region within the heat dissipating devices, and is already prominent for semiconductor devices with lower thermal conductivities. Due to the decrease in device feature size and multilayer structures, this too, may become important for future silicon devices. The key idea to tackle this problem is to precisely predict the heat dissipation distribution in the devices, and for this purpose, one must consider the behavior of electrical as well as thermal characteristics (2) . To consider the behavior of the electrical and the thermal characteristics of semiconductor devices, electro -thermal analysis, which is widely known as hydrodynamic model, is considered as attractive (3) (4) and widely used technique. However, the calculation accuracy of this analysis strongly depends on the mesh size of the calculation model. For instance, considering the inversion layer of Si MOSFET, the carrier density has an abrupt change and the mesh size has to be taken care of because the device characteristics strongly depend on the inversion carrier density. However, the theory and method of accurate mesh size has not yet been investigated. One literature proposed to use the mesh size normalized by Debye length for accurate calculation (5) , and proved to be quite useful information to what mesh size has to be used for accurate calculation. However, the mesh zoning method was not yet proposed.
In this paper, we presented the mesh size dependence of calculation results and propose the mesh zoning method for electro -thermal analysis, which was derived from the theory of the semiconductor physics. The model of Si MOSFET and governing equations are presented, then the calculation results are compared by using various uniform mesh sizes, and subsequently the importance of accurate mesh size is discussed. Finally, we proposed the mesh zoning method and discussed the accuracy of our method. Figure 1 shows the modeled Si MOSFET structure for numerical calculations. In this work, we focused on n-type Si MOSFET. The gate length, L g , is 90 nm and p-doped substrate with doping concentration of N A = 2×10 23 m -3 is considered. Each area underneath the source and drain electrode is highly n-doped at N D = 1×10 25 m -3 . Due to the ion doping followed by annealing process, the highly doped region is modeled to have uniform distribution of N D . The highly doped thickness, X j , is 80 nm and the thickness of the gate oxide, t ox , is 2 nm. Applied bias condition is that the source electrode is grounded, and 1.0 V is applied to the gate and drain electrode.
Modeling
We will especially focus on the channel region under the gate oxide. For convenience, the origin point of coordinate is set under the gate oxide at source side as shown in 
Governing Equations
Electrical current causes heat generation. The carriers (electrons and holes) accelerated by high electric field acquire high energy, and they transfer their energy to the crystal lattice. In the high electric field, the carrier temperature is much higher than the lattice temperature. Such carrier is called a "hot carrier". Thus to analyze the thermal and electrical behavior of the devices, it is important to consider the case when the carrier temperatures are not equivalent to the lattice temperature.
The set of governing equations of MOSFET is composed of Poisson equation, the continuity equations for electrons and holes, the momentum conservation equations for electrons and holes and the energy conservation equations for electrons, holes and the crystal lattice. The details of these equations are shown below. (3) (4) (6) (7) 
Equation (1) is Poisson equation, where φ, q, ε s , n and p are electrical potential, elementary charge, permittivity of silicon, electron density and hole density respectively. φ is calculated from this equation. Equations (2) and (3) are the continuity equation for electrons and for holes respectively. In this equation, v e and v h denote the velocity of electrons and holes. R represents net generation/recombination. In this work, Shockley-Read-Hall (SRH) generation/recombination (8) , impact ionization and Auger recombination (9) 
In Eq. (9), n i , denotes intrinsic carrier density. τ SRH-h and τ SRH-e represent carrier lifetimes depending on doping density, which are defined by Eqs. ionization for silicon and we use 1.31 eV (2.10×10 -19 J). (10) E G is the energy band gap of silicon and h is Planck constant.
Equations (4) and (5) denote the momentum conservation equation for electrons and holes respectively. τ me and τ mh denote the momentum relaxation time for electrons and for holes respectively. By using the relationship µ e,h = qτ me ,h m e,h * , these equations become the definition of electrons and holes current (details are shown later, Eq. (31)), where µ is mobility. In this work, we use the electron and hole mobility instead of electron and hole effective mass and we assume that electron and hole mobility dependent on lattice temperature, impurity density and electric field (8) . Equation (6) is the energy conservation equation for electrons. The electron temperature, T e , is obtained from this equation. The thermal conductivity of electrons, κ e , is
given as (11) 
The energy of electrons, W e , is given as
and the electron energy at the equilibrium state, W e0 , is defined as
where T L is lattice temperature. There are many values proposed for the energy relaxation time of electrons (12) - (15) , τ e-L , and here it is given by a constant value of τ e-L = 0.30 ps. Equation (7) is the energy conservation equation for holes. The hole temperature, T h , is obtained from this equation. The thermal conductivity of holes, κ h , is given as
The energy of holes, W h , is given as
And the hole energy at the equilibrium state, W h0 , is given as
There are also several values proposed for the energy relaxation time for holes (12) (16) and here it is given by a constant value of τ h-L = 0.30 ps.
Equation (8) is the energy conservation equation for crystal lattice. Prior research reported that the temperature difference between acoustic and optical phonon is relatively small (3) (7) even if the gate length is 90 nm (17) . Therefore, Fourier's law is applied in Eq. (8) . The thermal conductivity of silicon is given as (8) 
From Eq. (8), the lattice temperature, T L , is calculated.
Boundary Condition
For electrical potential, the source electrode is grounded (V S = 0.0 V) and the drain voltage is given as constant V D = 1.0 V. Under the gate oxide, the equation derived from Gauss's law is applied as
where ε ox means permittivity of silicon oxide. The rest of the boundary has zero gradient of potential as boundary condition. For carrier density, constant value of N D is given at both the source and the drain electrode interfaces. Zero gradient boundary condition of carrier normal to the boundary is given at rest of boundary. For carrier velocity, the velocity is set to zero in the perpendicular direction to the boundary except under the source and drain electrode.
For carrier temperature, constant temperature, T e = T h = 350 K, is assumed at the bottom surface. At the source and drain electrode, it is assumed that the carrier temperature and the lattice temperature are same value. Adiabatic boundary condition is applied to other boundaries.
For lattice temperature, constant temperature, T L = 350 K, is assumed at the bottom surface, and adiabatic boundary condition is applied to other boundaries.
Most of the physical properties and constants are taken from standard literature. (18) 
Results and Discussion
As mentioned previously, the mesh size of device characteristics simulation is quite important because the calculation results strongly depend on the mesh size. In this section we consider the influence of mesh size to the calculation results. At first, we simulated the characteristics of MOSFETs (structure was shown in Fig. 1 ) by using different mesh sizes.
According to semiconductor physics, Debye length is most important length scale to determine the characteristics of a semiconductor. (18) If the mesh size is shorter than Debye length, the calculation results is not deviated from physical characteristics and this Debye length is calculated from the impurity density at the substrate of MOSFET. Thus, the smaller the mesh size, the better the calculation accuracy. In this work, we used four mesh sizes considering Debye length calculated from the impurity carrier density at the substrate. (5) Debye length is calculated from the following equation.
Also in this work, impurity carrier density at the substrate is taken to be 2×10 23 m -3 . Assuming T L = 350 K, Debye length is calculated to be 9.94×10 -9 m. For lateral direction (x direction in Fig. 1(b) ), ∆x is defined to be 1.0 nm, 2.5 nm, 5.0 nm and 10 nm. Similarly, for vertical direction (y direction in Fig. 1 (b) ), ∆y is meshed to be also 1.0 nm, 2.5 nm, 5.0 nm and 10 nm. The case where ∆x and ∆y is 1.0 nm is what we defined it as 'fine mesh'.
Mesh size for lateral direction
First, we consider the mesh size dependence of the calculation results for lateral direction (x direction in Fig. 1 (b) ). In this part, the mesh size for vertical direction (y direction in Fig. 1 (b) ) is uniformly set to 1.0 nm and that for the lateral direction is uniformly varied to 1.0 nm, 2.5 nm, 5.0 nm or 10 nm. In other words, ∆x × ∆y are 1.0 nm × 1.0 nm, 2.5 nm × 1.0 nm, 5.0 nm × 1.0 nm and 10 nm × 1.0 nm. Table 1 shows the results of the drain current, I D , and the maximum lattice temperature, T L max , of each mesh size. ∆I D means the difference ratio compared to the drain current of fine mesh (1.0 nm × 1.0 nm) and ∆T L max means the difference ratio compared to the maximum lattice temperature of fine mesh. From this table, it can be seen that the difference of the drain current density is 0.15 % if comparison is done to the results of ∆x Figure 2 (a) shows the results of electron density distribution below the gate oxide at the drain side (pinch-off region) and Fig. 2 (b) shows the results of lattice temperature distribution below the gate oxide. From Fig. 2 (a) , it can be shown that the electron density abruptly decreased at the pinch-off region, which is untraceable if larger mesh is used. However, the difference of the drain current is only 0.75 % by using ∆x = 5.0 nm mesh and that is 2.47 % even if ∆x = 10 nm mesh is used. In Fig. 2 (b) , the local hot spot appears at the same position at any mesh size. And from Table 1 , the difference of the maximum lattice temperature is 0.41 % even if ∆x = 10 nm mesh is used. These mean that the mesh size for lateral direction does not strongly influence the calculation results. 
Mesh size for vertical direction
Next, we consider the influence of the mesh size on calculation results for vertical direction (y direction in Fig. 1 ). In this part, the mesh size for lateral direction is uniformly set to ∆x = 1.0 nm and that for the vertical direction is uniformly varied to ∆y = 1.0 nm, 2.5 nm, 5.0 nm or 10nm. Table 2 shows the value of drain current and the maximum lattice temperature at each mesh size. The drain current is 1337 mA/mm in the case of ∆y = 1.0 nm and 927 mA/mm in case of ∆y = 2.5 nm, and the difference between these results is 30.7 %. The drain current is 683 mA/mm and 533 mA/mm in the case of ∆x = 5.0 nm and ∆x = 10 nm respectively. The difference if comparison is done to the results of ∆y = 1.0 nm is 48.9 % and 60.1 % in the case of ∆y = 5.0 nm and ∆y = 10 nm mesh respectively. The maximum lattice temperature is 364.7 K in the case of ∆y = 1.0 nm but 359.8 K in the case of ∆y = 2.5 nm. Comparing these results, 1.34 % difference exists and the absolute value differs by about 5 K. Figure 3 shows the electron density distribution for vertical direction. Fig. 3 (a) shows the results at x = 20 nm, i.e. the results at the source side, and Fig. 3 (b) shows the results at x = 80 nm (drain side). In Fig. 3 (a) , electron densities at the source side underneath the gate oxide (y → 0 nm) is about 1×10 25 m -3 and abruptly decreasing until around y = 20 nm. This part represents the electron channel. Then the electron densities gradually decrease toward the bottom surface of the device (y = 300 nm). However, the result of wider mesh size underestimates the carrier density in whole region. The electron density in the substrate strongly depends on the mesh size. In Fig. 3 (b) , the electron densities underneath the gate oxide show quite similar values. But the values of electron density are smaller than the x = 20 nm case because x = 80 nm means the pinch-off region in the electron channel. And the electron densities in the substrate strongly depend on mesh size as well as at the source side.
From these results, the mesh of ∆y = 1.0 nm is needed for vertical direction. In the present work, the mesh size of 1.0 nm has two different significance: the first means a size 10 times shorter than Debye length, which is calculated from the substrate impurity density, and the other is discussed in later sections.
Debye length determines the distance over which a small unbalanced charge decays and is derived as below. (18) Considering only y direction, current continuity equation of semiconductor devices is 1 0
In the case that there is the small local fluctuation of the majority carriers from the uniform equilibrium concentration, n 0 , the locally created space-charge density is n-n 0 . where E and σ means electric field and the electrical conductivity respectively. Assuming σ is constant and T L is uniform, the following equation can be obtained. For spatial response, by using the boundary condition that n = n 0 at y →∞, the solution of Eq. (24) becomes n − n 0 = n − n 0
where L D is the Debye length, which is now becomes
In above discussion, the electrical conductivity, σ is determined by n 0 . However, the electrical conductivity strongly depends on the local carrier density especially for channel region of MOSFET, where majority carrier has higher density than the impurity. Therefore, the electrical conductivity must be defined by the channel carrier density under the gate oxide of MOSFET. Furthermore, current flow in the semiconductor is determined by the gradient of the carrier temperature. Considering these things (details are described later), Debye length changes from original form to
where n* is channel carrier density and n* is about 1×10 25 m -3 in the present work. This results to the Debye length under at the channel region of MOSFET becomes 1.4×10 -9 m. The Debye length determines the distance over which an unbalanced charge decays, and here 1.0 nm mesh size is smaller than this Debye length of channel region. Considering the carrier density distribution around the channel region of MOSFET (especially strong inversion region at the source side), abrupt change exists for the vertical direction as shown in Fig. 3 (a) . If the mesh size is wider than Debye length of channel region, the carrier density distribution cannot be described appropriately and the calculation results become inaccurate. This is the reason why the results changed by several decades of percentage between the case of ∆y = 1.0 nm and other cases for vertical direction.
To tackle thermal problem of semiconductor devices, precise prediction of temperature distribution inside MOSFET is needed. Therefore, appropriate mesh size for vertical direction is more important. On the other hand, if 1.0 nm × 1.0 nm mesh is used, the calculation time is several weeks just only for estimating the temperature distribution or any other characteristics of one MOSFET. This is not useful from the industrial point of view. However, if wider mesh size is used, the calculation accuracy worsens. One of the available ways possible is by using wider mesh for lateral direction and finer mesh for vertical direction. However if mesh zoning is possible for vertical direction, the accurate results with short calculation time is realized. In following part, we will discuss the mesh zoning method for vertical direction.
Mesh zoning method
As mentioned above, Debye length at the channel region in MOSFET has to be defined by the carrier density at the channel and Debye length at the channel region can be derived from the continuity equation and Poisson equation. These are the characteristics for mesh zoning of MOSFET simulation.
In the electro-thermal analysis (hydrodynamic model), continuity equation and momentum conservation equation for electrons are below.
The electron current is defined as J e = −qnv e , and Eq. (28) can be rewritten to the similar form of Eq. (21). Here, we only consider vertical (y) direction. For the case of steady state analysis, the first term at left hand side of Eq. (33) can be eliminated. The carrier generation/recombination term, R, is a complex function of carrier density, n, but for the sake of simplicity we avoid using this term. Eq. (33) now becomes ( ) increasing electron temperature. However, electron temperature cannot be detected before calculation. For accurate calculation results, smaller mesh is preferred. This means that, if we assume the electron temperature is uniform at 350 K, calculated L D * is shorter than the actual L D * and accurate MOSFET characteristics can be obtained. Therefore, here, T e = 350 K is assumed and the calculation procedure is as follow. 1. Setting n * = n * y=0 = N D , L D * can be obtained from Eq. (37).
2. Multiplying L D * by weighting factor, w (must be less than 1), dy1 can be obtained.
This value of dy1 is mesh size of the first layer. 3. Substituting dy1 and n * = n * y=0 to Eq. (36), the value of n at y = dy1 can be obtained. This n becomes n * y=dy1 . 
Comparison of the results
In following part, the results of the fine mesh model and zoned mesh model are compared. We used the zoned mesh model, which is zoned mesh for vertical direction and ∆x = 1.0 nm for lateral direction. In the zoned mesh, a w value of 0.696 is used. As a result, the mesh size of the first layer for vertical direction becomes about 1.0 nm (similar to unzoned mesh model) and total mesh number for vertical direction becomes 48. Table 3 shows the drain current and the maximum lattice temperature of each model. As can be seen in this result, the drain current of zoned mesh model is 1319 mA/mm and the difference between fine mesh model and zoned mesh model is 1.35 %. The maximum lattice temperature of zoned mesh model is 363.8 K and the difference between fine mesh model and the zoned mesh models is 0.27 %. These results of zoned mesh model have a good agreement with the results of fine mesh model, with the calculation time of zoned model is greatly reduced by 30 times than that of fine mesh model. Figure 5 shows the results of electron density distribution in the MOSFET. This graph shows the electron density distribution of fine mesh and zoned mesh with the result of 1.0 nm × 2.5 nm mesh model as reference.
From these results, it can be said that our mesh zoning method is useful from the industrial and engineering point of view.
Concluding Remarks
In this work, electro -thermal analysis of Si MOSFET with several mesh sizes was performed. From the calculation results, the mesh size for lateral direction did not strongly affect the calculation results. On the other hand, the mesh size for vertical direction is much more important. Minimum requirement of the mesh size for vertical direction is defined by the Debye length, which is calculated by the channel carrier density. If the mesh size becomes larger than this Debye length, percentage error of results becomes several decades. Furthermore, we proposed the mesh zoning method for MOSFET simulation, and by using our mesh zoning method, accurate results can be obtained, with the calculation time greatly reduced by at least 30 times.
